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Abstract 
Record efficiency of up to 15.5 % on 30 × 30 cm2 and 13.9 % on 1 m2 sized fully integrated thin film solar modules 
have been achieved at AVANCIS using rapid thermal annealing of stacked elemental layers of Cu(Ga), In and 
Se. The relatively small performance offset between tightly tuned prototype modules from the pilot line 
and average modules from mass manufacturing demonstrate that scale up of CIGS technology was successful. The 
key prerequisites in terms of basic semiconductor material properties and coating uniformities leading to high device 
performance will be described. Namely large area mapping of semiconductor properties via XRF, photoluminescence 
decay time, Raman spectroscopy and IR thermography have proven instrumental to transfer champion efficiencies 
from the lab into continuous mass manufacturing. Nevertheless there are further options for improvements of basic 
device performance. In particular bandgap gradings using indium / gallium grading towards the back of the device 
and sulphur / selenium grading towards the front of the device show promise for higher open circuit voltages. A 
second area for improvements concerns the film properties of the front electrode, which is sputter deposited Al-doped 
ZnO in our case. Via changes in the plasma deposition conditions the trade-off between transmission and 
conductivity could be optimised and as a consequence the fill factor and short circuit current of the devices improved. 
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1. Introduction 
The most straightforward path towards further cost reductions in photovoltaics goes along efficiency 
increases while leaving the area related material and coating costs untouched. The family of chalcopyrite 
semiconductors and associated heterojunction solar cells offer great promise as they have shown 
comparable laboratory cell efficiencies compared to wafer based multi-crystalline silicon cells but at the 
 
* Corresponding author. Tel.: +49 89 219620 500; fax: : +49 89 219620 501 
E-mail address: franz.karg@avancis.de 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of the organizing committee of 
International Conference on Materials for Advanced Technologies. Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
276  Franz Karg / Energy Procedia 15 (2012) 275 – 2822 F. Karg / Energy Procedia 00 (2011) 000–000 
same time they can be effectively deposited by large area techniques as polycrystalline thin films on glass 
or other low cost substrates. 
  
This paper describes the efforts and achievements in an industrial development and production 
environment in order to close the gap between theory, laboratory cell performance, prototype module 
performance and industrial 24/7 operation. The efficiency improvements are attacked in two arenas, the 
first one being an industrial R&D laboratory working with substrate and module sizes of 0.1 m2, the other 
one being a production line, fabricating 1 m2 sized products at a yearly output of 20 MWp. Since this first 
production line was opened two years ago, significant progress towards the long term goal was achieved. 
This is highlighted by the fact, that the champion aperture area efficiency within this time frame has been 
increased from 14 % to 15.5 % in R&D [1, 2] and the average production output within the same 
timeframe was increased from 9.8% to 13.1%. The technological steps and characterisation methods 
leading to a continuous improvement will be described in the following chapters leading to a final 
conclusion about next steps. 
 
 
Fig. 1. Schematic band diagram for the CIS device used for development and manufacturing at AVANCIS; donor and 
acceptor like defects are labelled D1 resp. A1 and A2. The A1 acceptor level (30-40 meV depth) serves as base 
doping, the deeper A2 level (at 80-100 meV) is hardly ever detectable in high efficiency devices.    
2. Device and module fabrication 
The actual device structure used at AVANCIS is centred around a CuInSe2 (CIS) absorber as core with 
a double bandgap grading towards both interfaces: CuIn(SSe)2 towards the heterojunction with CdS/n-
ZnO and Cu(InGa)(SSe)2 towards the Molybdenum back contact. Alloying the CIS base material with 
Gallium or Sulphur shifts the conduction band to lower, respectively the valence band to higher energy 
values. This leads to a schematic band diagram as depicted in Fig 1.  Typical thicknesses of the CIS, CdS 
and ZnO layers are 1.5-1.7 µm, 25-35 nm and 1.0-1.2 µm. Typical doping levels are (1-2)1016 cm-3  in 
the p-CIS absorber, 11017 cm-3 in the n-CdS and 1019 cm-3 in the n-ZnO.  The concentration of deep 
defects consistent with SAPS simulations [3] is 1013 cm-3 for the bulk and 21014cm-3 towards the front 
interface leading to minority carrier diffusion lengths of 2.3 µm resp. 0.5 µm.  
 
The core part of the manufacturing sequence, namely the process for the CIS absorber layer using a 
stacked-elemental-layer RTP, has previously been described in detail [4, 5].   The manufacturing and pilot 
process uses commercial soda-lime glass substrates (30 × 30cm2 for the R&D pilot line and 65 × 160 cm2 
in production) coated with a silicon nitride (SiN) alkali-barrier layer and a molybdenum (Mo) back 
electrode. Historically the use of soda lime glass as substrate and source of sodium for CIS solar cells has 
lead to improved performance, albeit with limited reproducibility in manufacturing. Cutting off the 
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CIGSSe absorber from any sodium source during the growth process leads to reduced grain size and p-
conductivity [6, 7]. Although the mechanism underlying this improvement is not completely clear, 
sodium most likely suppresses the formation of ternary phases at low temperatures. On the contrary, 
excessive sodium leads to a deterioration of the electronic properties of the CIGSSe and its adhesion to 
the Mo back electrode. The use of an alkali barrier combined with a well controlled, but independent 
addition of small amounts of sodium to the precursor prior to the formation step of the CIGSSe has 
proven instrumental for large area uniformity and reproducibility. Hence the first step in the CIGSSe 
absorber formation consists of a sodium doped Cu-In-Ga stack, deposited by DC-magnetron sputtering 
followed a thermally evaporated elemental selenium film (Se). The second step is the reaction of the 
elemental precursor stack in a sulphur containing ambient at atmospheric pressure to form the CIGSSe 
semiconductor. Rapid thermal processing (RTP) is conducted in an infrared heated furnace capable of 
high heating rates. Next the CdS buffer layer is deposited in a chemical bath deposition process, the 
ZnO/ZnO:Al double layer window by RF resp. DC magnetron sputtering from ceramic targets. 
Mechanical or laser scribing is applied for the patterning of the absorber (P2) and the ZnO (P3). Before 
lamination with a water white cover glass, the coated substrate is edge deleted and a bus bar is contacted 
to the Mo back electrode by ultrasonic welding.  
 
The manufacturing process is accompanied by partly newly developed on-line and offline characteri-
sation tools which have been and are still today instrumental during device development and during the 
ramp up of the manufacturing line. We use in-line XRF for cathode power control and off-line XRF for 
Cu/(In+Ga) stoichiometry mapping, optical thickness measurements for Se, CdS and ZnO, as well as 
photoluminescence lifetime mapping for minority carrier lifetime and Raman Spectroscopy for surface 
stoichiometry mappings.  
 
 
Fig. 2. Evolution of champion and average pilot line module performance in comparison with the efficiency in 
manufacturing (for a higher resolution of the latter see also Fig. 8).       
3. High efficiency prototype modules 
Several areas of process improvements have been addressed in the past years to systematically 
improve module performance. Internal programs in AVANCIS are based on a pilot line as back bone, 
making predominantly 30 × 30 cm2 prototype modules using identical coating and annealing concepts and 
the same substrate as in manufacturing.  This allows a quick transfer into manufacturing as becomes 
manifest in the efficiency track record for champion, average and production modules in Fig. 2.  
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  The approaches for increased efficiencies fall into two major categories, related either to the cell or 
module design.  Regarding the device structure the following two areas have proven most beneficial: 
 Selenisation time-temperature profile in order to optimise the double band gap grading  and  
 n-ZnO sputter plasma improvements to increase optical transmission, in particular by reducing the near 
IR absorption.  
Improvements regarding the module involved:  
 Reductions in reflexion losses by employing AR coated cover glass and  
 Reducing dead area losses via better defined and closer patterning lines.  
 
The following paragraphs illustrate in more detail the changes made to the process and the module. 
   
Starting with the absorber design we optimised the RTP recipe in order to increase the sulphur content 
in the absorber both near the interface towards the CdS buffer and towards the back electrode. It was in 
addition our intention to achieve also a slightly deeper Ga profile in the absorber [1]. Figure 3 shows 
secondary ion mass spectrometry (SIMS) profiles for S and Ga before and after the change. The Mo-
depth profile remained unchanged and it is included here just for reference. The steepened S-profile 
towards both interfaces is indeed clearly visible whereas the changes in the Gallium profile are less 
pronounced.  
 
In addition to the compositional micro analyses we compared the doping level via capacitance-voltage 
profiling and the minority carrier lifetimes via photoluminescence lifetime measurements before and after 
the recipe changes. Both remained unchanged within measurement accuracy.  Thus we can conclude that 
the improvements in fill factor and open circuit voltage are indeed due to improved bandgap profiling.      
 
 
Fig. 3. SIMs depth profile for CIGSSe devices using old baseline and improved sulphur profile and allowing module 
efficiencies beyond 15%.     
A second area of improvement concerned the reduction of all optical losses by reducing front glass 
reflectance and n-ZnO front electrode absorptance. In particular the near IR plasma absorption in the n-
ZnO repetitively turns out detrimental for obtaining high short circuit currents in CIS devices with their 
relatively broad spectral sensitivity range up to 1250 nm.  Through device simulation we estimated the  
potential gain through avoiding plasma absorption to be more than 1.5 mA/cm2  [3].  By an improved  
plasma configuration in the sputtering chamber we have indeed been able to increase the optical 
transmission of the ZnO (Fig. 4) thus realising a gain in Isc of close to 1 mA/cm2 so far.  
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Fig. 4. Optical transmission of baseline and improved ZnO:Al2O3 transparent conductive oxides used in this work 
Finally as a third area of improvement an alternative scribing process was developed. So far we have 
been using mechanical scribing for the conductive via between ZnO and Mo (P2) as well as for the 
isolation scribe in the ZnO (P3).  Both processes are reliable but relatively crude in nature, leading to 
frequent material chip out and in consequence requiring an enlarged distance between neighbouring 
scribe lines for process stability reasons. In our recent development we made use of shorter pulse lasers 
that have matured and become available recently for industrial applications [8]. The newly developed 
laser P2 process leads to very clean cuts (Fig. 5) and thus allows us to reduce the scribing related dead 
area loss by roughly 30%. 
 
   
 
(a)                                                                                    (b) 
Fig. 5. Optical (a) and confocal (b) microscope image of a second laser scribing line (P2 scribe). The average width 
of the scribe line is 22 μm.  
By combining the different measures for device and module improvements the range of CIS prototype 
modules with aperture area efficiencies above 15 % becomes accessible. In 2010 we have demonstrated 
first a 15.1% module [1] and recently in early 2011 a 15.5% efficient module [2], both independently 
verified by NREL. To our best knowledge both have been the most efficient monolithic thin film 
modules.  
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Fig. 6.  I-V curve recorded for a 30 × 30 cm² size CIGS champion module prepared at AVANCIS. The I-V curve 
measurements were performed at National Renewable Energy Laboratory (NREL) in Golden/Co, USA.  
4. Efficiency upgrades in manufacturing 
Since 2009 AVANCIS is manufacturing CIS modules in Torgau, Germany under the trade name 
PowerMax® according the same process principles as outlined above for the prototypes. The current 
manufacturing line of 20 MW/a will be supplemented by two more lines of 100 MW/a in Germany and in 
South Korea. Since the first manufacturing line has been opened a steady improvement in module 
efficiency has been achieved. This is in part due to a steady maturing and tuning of the manufacturing line 
and in part to a steady improvement of the manufacturing recipe derived from also from the prototype 
module development as described above.  As the transfer from 30 × 30 cm2 to 65 × 160 cm2 is a true scale 
up by one order of magnitude, the uniformity of all coating and annealing processes is key. In order to 
illustrate the current status in uniformity of electronic properties of the CIS semiconductor, Fig. 7 shows 
the minority carrier lifetime mapping via photoluminescence. As this typical measurement print out from 
an offline characterisation tool in the manufacturing line shows, a large portion of the CIS plate achieves 
lifetimes above 30 ns. When assuming a diffusion constant of 1 cm/s this corresponds to minority 
diffusion lengths of more than 1.7 µm i.e. larger than the absorber thickness. 
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Fig. 7. Mapping of photoluminescence lifetime of a full size CIS plate immediately after the RTP process in 
manufacturing.  A large portion of the plate shows lifetimes in the range of 30-50 ns leading to minority carrier 
diffusion lengths of 1.7 µm. 
The evolution of average and maximum module power in manufacturing is shown in the final Fig. 8.  
Besides ramping up the production volume from an initial run rate of a few MW/a to above the planned 
output of 20 MW/a, the module power average over a month has been increased from around 90 Wp to 
currently 125 Wp.  The latest visible step improvement comes from the introduction of an AR coated 
cover glass in April 2011. 
   
Fig. 8. History of monthly average and maximum efficiencies for PowerMax® modules produced in the first CIS 
manufacturing line of AVANCIS.  Details of the module size and configuration are shown on the right. 
One of the champion modules of 132,12 Wp from earlier this year was sent to TÜV for external 
confirmation [9]. The individual I-V parameters of this product champion module are compared to the 
prototype champion in the following table to summarise the status of process transfer from R&D to 
manufacturing.  Voc and FF in manufacturing are already at eye level with prototyping, demonstrating 
nicely that the scale-up was successful. There is still a deficit in the short-circuit current. The difference is 
due to some of the process improvement described above not having been transferred into manufacturing, 
yet, such as the P2 laser scribing, the improved ZnO and - at that time - the AR coating on the cover glass. 
Table 1. Comparison of champion I-V data for small prototypes and full-size PowerMax® modules from manufacturing 
 η [%] Voc [mV] Isc [mA/cm2] FF [%] 
30 × 30 cm2 Prototype 15.5 594 36.7 71.0 
65 × 165 cm2 Production 13.9 597 33.4 68.6 
Ratio 89.8% 100.6% 91.0% 96.6% 
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5. Conclusion and outlook 
A systematic process and device development has resulted in improved prototype CIS modules on a 
30 × 30 cm2 format up to 15.5%. Methods and materials used for these improvements have been restricted 
such that a quick transfer into manufacturing could be accomplished. Full-size products have already 
achieved 90% of the prototype efficiencies. However even the highest efficient industrial CIS products 
today with aperture area efficiencies of close to 14% - while being the most efficient of the so called 2nd 
generation or thin film PV products - have not even reached half of the theoretically possible efficiency of 
33% [10] and only two thirds of today´s laboratory champion cells of 20.3% [11]. In other words, there is 
room for improvements. Where do we expect further improvements to come from? Further rapid 
advances for CIS based devices would certainly need a deeper understanding and subsequently a better 
technological control of both CIGS interfaces, their band structure and their defect levels at or near the 
buffer and the back electrode. But also some of the very new routes suggested in the literature such as 
higher strain point glass substrates open up a new degree of freedom for the process developer. They 
promise indeed further improvements for this type of PV technology in the near future.  
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